he distributeddual-port RAM offersthe high-speed data rate transmission for differentmemory access modes such as: busy mode; interrupt mode; JTAG mode; maser mode; slave mode; and sleep mode, at high-frequency operation. The execution of these modes at high-frequency operation increases the on-chip temperature of distributeddual-port RAM. It might short the distribute dual-port RAM forever. Currently, differenttechniques have been reported, but significanton-chip temperature consumption is not reduced for distributeddual-port RAM. In this paper, the thermal-efficiendesign for disributed dual-port RAM was achieved using IO sandard technique. The distributeddual-port RAM was designed using differentIO standardssuch as; LVTTL IO standardand Mobile_DDR IO standard.It was determined that distributeddual-port RAM was operated at 625 MHz high-frequency operation for busy mode, interrupt mode, JTAG mode, mastermode, slave mode, and sleep mode using LVTTL IO standardand Mobile_DDR IO standard.It was observed that for busy mode 53%, for interrupt mode 61%, for JTAG mode 68%, for mastermode 62%, for slave mode 59%, and for sleep mode 76% temperature was reduced when distrbuted dual-port RAM was designed using Mobile_DDR IO stndard compared to LVTTL IO stndard. The designed distributd dual-port RAM using Mobile_DDR IO stndard offerd the thermal efficiendesign solution for differentmemory access modes at high-frequency data rate transmission that provided the low on-chip temperature consumption. The developed distibuted dual-port RAM will be helpful to produce green computing devices.
Abdullah, MFL, Das, B & Shahida, MSN 2015, ‘Temperature regulations of pseudo noise generator based optical transmitter using airflowand heat sink profile’,International Journal of Materials, Mechanics and Manufacturing, vol. 5, pp. 64–67.
Atmel Corporation 2017, Rad. tolerant high speed 8 Kb × 16 dual port RAM, San Jose, California, United States; viewed 27 April 2017, .
Bonatto, AC, Soares, AB & Susin, AA 2011, ‘Multichannel SDRAM controller design for H. 264/AVC video decoder’, in 2011 IEEE VII Southern Conference on Programmable Logic (SPL), pp. 137–142.
Das, B & Abdullah, MFL 2016, ‘Low power design of high speed communication system using IO standard technique over 28 nm Chip’, IGI Publisher.
Das, B, Abdullah, MFL, Shahida, MSN & Chowdhry, B 2016, ‘Energy efficiendesign of 100 Gb/s optical DPSK transmitter design using UltraScale™ FPGA’, Indian Journal of Science and Technology, vol. 9, pp. 1–7.
Das, B, Abdullah, MFL, Shahida, MSN, Bukhsh, Q & Pandey, B 2016, ‘Temperature control of pseudo noise generator-based optical transmitter using airflowand heat sink profileat high speed transceiver logic IO standard’, Journal of Automation and Control Engineering, vol. 4, pp. 28–32.
Electronic Industry Alliance 2017, IO standards, [Online]. viewed 17 March 2017, <https://www.coursehero.com>.
Kumar, A, Sharma, GK, Kumar, A, Agrawal, T & Srivastava 2015, ‘Design of energy efficient random access memory circuit using stub series terminated logic I/O standard on 28 nm FPGA’, Asian Journal of Science and Technology, vol. 6, no. 8, pp. 1699–1706.
Pandey, B, Das, B, Kaur, A & Kumar, T 2016, ‘Performance evaluation of FIR filter after implementation on different FPGA and SOC and its utilization in communication and network’, Wireless Personal Communications, pp. 1–15.
Xilinx Inc. 2015, Distributed memory generator v8.0, in Product guide, Xilinx Inc, San Jose,California, United States; viewed 27 April 2017, <https://www.xilinx.com/support/documentation/ip_documentation/dist_mem_gen/v8_0/pg063-dist-mem-gen.pdf>. Xilinx Inc. 2017, SelectIO resources, in UltraScale™ architecture, Xilinx Inc, San Jose, California, United States; viewed 17 March 2017, <https://www.xilinx.com/support/documentation/user.../ug571-ultrascale-selectio.pdf>.
Xiuyuan, B 2017, ‘Circuit and architecture co-design of STT-RAM for high performance and low energy’, PhD thesis, University of Pittsburgh.